Automatic Generation of Hardware for Custom Instructions

Automatic Generation of Hardware for Custom Instructions

Show full item record

Title: Automatic Generation of Hardware for Custom Instructions
Author: Necsulescu, Philip I
Abstract: The Software/Hardware Implementation and Research Architecture (SHIRA) is a C to hardware toolchain developed by the Computer Architecture Research Group (CARG) of the University of Ottawa. The framework and algorithms to generate the hardware from an Intermediate Representation (IR) of the C code is needed. This dissertation presents the conceiving, design, and development of a module that generates the hardware for custom instructions identified by specialized SHIRA components without the need for any user interaction. The module is programmed in Java and takes a Data Flow Graph (DFG) as an IR for input. It then generates VHDL code that targets the Altera FPGAs. It is possible to use separate components for each operation or to set a maximum number for each component which leads to component reuse and reduces chip area use. The performance improvement of the generated code is compared to using only the processor’s standard instruction set.
Date: 2011
URI: http://hdl.handle.net/10393/20153
Supervisor: Groza, Voicu
Faculty: Études supérieures / Graduate Studies
Degree: msc

Files in this item

Files Size Format View
Necsulescu_Philip_Ioan_2011_thesis.pdf 1.385Mb application/pdf View/Open

This item appears in the following Collection(s)

Show full item record


Contact information

Morisset Hall (map)
65 University Private
Ottawa ON Canada
K1N 6N5

Tel. 613-562-5800 (4563)
Fax 613-562-5195

ruor@uottawa.ca