ITS: An ILP-based combined instruction/task static scheduling algorithm

ITS: An ILP-based combined instruction/task static scheduling algorithm

Affichage abbrégé

dc.contributor.author Montcalm, Michael
dc.contributor.author Shapiro, Daniel
dc.contributor.author Groza, Voicu
dc.contributor.author Bolic, Miodrag
dc.date.accessioned 2010-05-04T16:01:33Z
dc.date.available 2010-05-04T16:01:33Z
dc.date.created 2010 en
dc.date.issued 2010-05-04T16:01:33Z
dc.identifier.uri http://hdl.handle.net/10393/12897
dc.description.abstract Our combined task and instruction static scheduling algorithm implemented in the COINS compiler uses an Integer Linear Programming model to find a schedule for a program on a symmetric multiprocessor system-on-chip. We compare our work to state of the art approaches and on average we find a speedup as high as 1.49 compared to a static task scheduling approach without instruction scheduling. Depending on the computation to communication ratio of the application we estimate an average speedup of 2.55 to 2.63 in application execution time compared to sequential code. en
dc.description.sponsorship NSERC en
dc.language.iso en en
dc.subject Multiprocessor en
dc.subject Integer linear program en
dc.subject Static scheduling en
dc.subject MPSoC en
dc.title ITS: An ILP-based combined instruction/task static scheduling algorithm en
dc.type WorkingPaper en

Fichier(s) constituant ce document :

Fichier(s) Taille Format
Shapiro_Daniel_ ... bined_instruction-task.pdf 60.38Kb application/pdf Voir/Ouvrir

Cet article est disponible dans les collections suivantes

Affichage abbrégé


Nos coordonnées

Pavillon Morisset (carte)
65, rue Université
Ottawa ON Canada
K1N 6N5

Tél. 613-562-5800 (4563)
Fax 613-562-5195

ruor@uottawa.ca