Improved ISE Identification Under Hardware Constraint

Improved ISE Identification Under Hardware Constraint

Détails

Titre: Improved ISE Identification Under Hardware Constraint
Auteur: Shapiro, Daniel; Bolic, Miodrag
Résumé: The three Instruction Set Extension (ISE) enumeration algorithms described in this paper are Subgraph Enumeration (SE), Subgraph Removal (SR), and Lucky Subgraph Removal (LSR). SE exhaustively enumerates all convex subgraphs of a dataflow graph. SR iteratively finds the highest gain subgraph and then locks the related nodes out of the solution space for the next iteration of the search. Finally, LSR represents our tunable approach where both SE and SR are used to trade compiler execution time for solution quality in a hardware constrained design space. In this paper we present the mechanics behind these three ISE enumeration algorithms, and an instruction selection algorithm compatible with all three approaches.
Date: 2011
URI: http://www.site.uottawa.ca/~dshap092/
http://hdl.handle.net/10393/19799

Fichier(s) constituant ce document :

Fichier(s) Taille Format
TR-2011-1.pdf 188.5Kb application/pdf Voir/Ouvrir

Cet article est disponible dans les collections suivantes

Détails


Nos coordonnées

Pavillon Morisset (carte)
65, rue Université
Ottawa ON Canada
K1N 6N5

Tél. 613-562-5800 (4563)
Fax 613-562-5195

ruor@uottawa.ca