VLSI systolic array architecture for the computation of the discrete fourier transform.
| Titre: | VLSI systolic array architecture for the computation of the discrete fourier transform. |
| Auteur: | Beraldin, Jean-Angelo. |
| Date: | 1986 |
| URI: | http://hdl.handle.net/10393/5042 |
Fichier(s) constituant ce document :
| Fichier(s) | Taille | Format | |
|---|---|---|---|
| ML33281.PDF | 3.204Mb | application/pdf |
Voir/ |