VLSI systolic array architecture for the computation of the discrete fourier transform.

Description
Titre: VLSI systolic array architecture for the computation of the discrete fourier transform.
Auteur(s): Beraldin, Jean-Angelo.
Date: 1986
Editeur: University of Ottawa (Canada).
URL: http://hdl.handle.net/10393/5042
CollectionThèses, 1910 - 2005 // Theses, 1910 - 2005
Fichiers
ML33281.PDF3.13 MBAdobe PDFOuvrir